


DECLARATION UNDER 37 C.F.R. § 1.132

Serial Number: 09/347,690

Filing Date: July 2, 1999

Title: LOGIC VERIFICATION IN LARGE SYSTEMS



Dkt: 884.107US1

#8/Paul
5-2-03S/N 09/347,690PATENTIN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Manpreet S. Khaira et al.

Examiner: Samarina Makhdoom

Serial No.: 09/347,690

Group Art Unit: 2123

Filed: July 2, 1999

Docket: 884.107US1

Title: LOGIC VERIFICATION IN LARGE SYSTEMS

RECEIVEDDECLARATION UNDER 37 C.F.R. § 1.132

APR 28 2003

Commissioner for Patents
Washington, D.C. 20231

Technology Center 2100

This declaration is submitted under 37 C.F.R. § 1.132 prior to the final rejection of U.S. Patent Application Serial Number 09/347,690 (the "Application") to establish the inapplicability of using the reference authored by Casas, et al. "Logic Verification of Very Large Circuits Using Shark", Twelfth International Proceeding of VLSI Design, Jan. 7-10, 1999 (hereinafter "Casas"), including an embedded reference to Khaira et al., "Logic Verification Using Shark", Intel Design and Test Technology Conference, 1997, pp. 259-264, July 1997 (hereinafter "Khaira") to reject the claims of the instant application under 35 USC § 102(b).

I, Erik M. Seligman, do hereby declare:

1. I have been an employee of Intel Corporation, the assignee of the Application, since at least as early as July 1, 1997.
2. I am a joint inventor of all claims of the Application.
3. During July of the year 1997 I was involved as a participant in the Intel Design and Test Technology Conference wherein the material of Khaira was presented (hereinafter the "Presentation").
4. The Presentation was made solely to employees of the Intel Corporation.
5. While the fact that the Presentation occurred is referenced by Casas in Footnote No. 1, the Khaira presentation materials were never made available to the public until after the filing date of the Application, July 2, 1999.

DECLARATION UNDER 37 C.F.R. § 1.132


Serial Number: 09/347,690

Dkt: 884.107US1

Filing Date: July 2, 1999

Title: LOGIC VERIFICATION IN LARGE SYSTEMS

6. Thus, the reference to the Presentation in Footnote No. 1 in Casas is a reference to a proprietary presentation and materials made available only to employees of Intel Corporation.
7. On information and belief, the Khaira presentation materials may still be of a proprietary nature, and have therefore not been attached to this document.
8. I further declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true, and further that these statements are made with the knowledge that willful false statements and the like are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of this application or any patent issuing thereon.

Date: 4/11/03
Erik M. Seligman"Express Mail" mailing label number: EV041076247USDate of Deposit: April 24, 2003

This paper or fee is being deposited on the date indicated above with the United States Postal Service pursuant to 37 CFR 1.10, and is addressed to the Commissioner for Patents, Box CPA, Washington, D.C. 20231.